ENHANCED ASYNCHRONOUS DATACOM MODULE

Manual Part No. 13255-91239

REVISED

OCT-15-79

DATA TERMINAL TECHNICAL INFORMATION





1.0 INTRODUCTION.

The Enhanced Asynchronous Datacom PCA along with an interface cable assmebly comprise the Enhanced Asynchronous Datacom Module and provide a communication link between the terminal and an external computer.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Enhanced Asynchronous Datacom Module is contained in tables 1.0 through 6.4.

Table 1.0 Physical Parameters

Part		Size (L x W x D)	Weight
Number	Nomenclature	+/-0.100 Inches	(Pounds)
=======================================			========
1	1	1	1
1	1	1	1
1	1		1
1		•	ļ
1			!
	·		
			!
!			!
1 00(40 (0070		1000000	
1 02640-60239	Enhanced Asynchronous	12.9 x 4.0 x 0.5	0.38
1	Datacom PCA		
1	1	1 4	!
i		<u> </u>	}
	1 1	j 1	! !
1======================================	 	 	, ====================================
1			
i	Number of Backplane Slo	ts Reguired: 1	1
i		· · · · · · · · · · · · · · · · · ·	i

ENHANCED ASYNCHRONOUS DATACOM MODULE

Manual Part No. 13255-91239

REVISED

OCT-15-79

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FCR A PARTICULAR PURPOSE. Hewlett-packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright c 1980 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 264XX DATA TERMINAL product series Technical Information Package (HP 13255).

1.0 INTRODUCTION.

The Enhanced Asynchronous Datacom PCA along with an interface cable assmebly comprise the Enhanced Asynchronous Datacom Module and provide a communication link between the terminal and an external computer.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Enhanced Asynchronous Datacom Module is contained in tables 1.0 through 6.4.

Table 1.0 Physical Parameters

Part	1	Size (L x W x D)	Weight
Number	Nomenclature	+/-0.100 Inches	(Pounds)
=======================================			======
1			1
1		1	!
1	•	w.	
1			!!!
1	1		!
			!!!
			!!!
			!!!
1 02640-60239	 Enhanced Asynchronous	1 12.9 x 4.0 x 0.5	0.38
1 02040-00233	Datacom PCA	1 12.5 X 4.0 X 0.5	1 0.30 1
1	1 Datatom PCA	1	! ! !
1	1 1	4 4	
	f 1	1	i
1	1	<u>.</u>	i i
===========	The case of the ca	E	========
i			i
İ	Number of Backplane Slo	ts Required: 1	i
Ì		•	i i

Table 2.0 Reliability and Environmental Information

 Environmental: 	(X) HP	Class 8	() Other	
Restrictions:	Type tested a	at product 1	evel	
====================================				
F	allure Rate:	·0•870 (p	ercent per 10	00 hours)

Table 3.0 Power Supply and Clock Requirements - Measured (At +/-5% Unless Otherwise Specified)

 +5 Volt Supply	 +12 Volt Supply	-12 Volt Supply	 -42 Volt Supply
a 100 mA	8 40 mA	a 80 mA	a mA
	 	 	NOT APPLICABLE
115 vo	lts ac	220 v	olts ac
a A		3	A
NOT APPI	LICABLE	NOT AP	PLICABLE
	Clock Frequency:	4.915 MHz +/-0.15	K I

Table 4.0 Switch Definitions

PCA	Function
.	
THE	Transmit Handshake Enable Open - Enable Transmit Handshake Circuit Closed - Disable Transmit Handshake Circuit
	SWITCHES 200, 600, EBE WORK ONLY WHEN KEYBOARD BAUD RATE SELECTION DIAL IS TURNED TO EXT.
EBE	External Baud Rate Enable Open - Enable External Baud Rate Clock Closed - Disable External Baud Rate Clock and enable either 200 or 600 Baud
200	200 Baud Rate Enable Open - Enable 200 Baud Closed - Disable 200 Baud
600	
	****NOTE**** Only 1 of switches EBE, 200, 600 may be left open at any time

Table 5.0 Connector Information

Connector	Signal	Signal 1
and Pin No.	Name	Description
P1 • Pin 1	+5V	+5 Volt Power Supply
- 2	GND	Ground Common Return (Power and Signal)
- 3	SYS CLK	4.915 MHz System Clock
- 4	-12V	-12 Volt Power Supply
- 5	ADDRO	Negative True, Address Bit 0
- 6	ADDR1	Negative True: Address Bit 1
- 7		Not Used
- 8	ADDR3	Negative True, Address Bit 3
- 9	ADDR4	Negative True, Address Bit 4
-10	ADDR5	Negative True: Address Bit 5
-11	ADDR6	Negative True, Address Bit 6
-12		} Not used
-13	ADDR9	
1 -15	ADDR 9-	Negative True, Address Bit 10
-16	ADDR 10	Negative True, Address Bit 11
-17		}
-18	i 1	j) }
-19		} Not used
-20	1	
-21	1/0	Negative True, Input Output/Memory
-22	GND	Ground Common Return (Power and Signal)
	j ====================================	j

Table 5.0 Connector Information (Cont*d.)

		医乳球性溶液 医乳球虫虫 医乳蛋白 化二甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲
Connector	Signal	Signal 1
and Pin No.	Name] Description
Pl, Pin A	GND	Ground Common Return (Power and Signal)
1 -8 1		Not Used
		1
-с	+12V	+12 Volt Power Supply
1		j i
-D	PWR ON	System Power On 1
. !		1
-E	BUSG	Negative True, Data Bus Bit 0
	8US1	- -
	8021	Negative True, Data Bus Bit 1
; -H	BUS2	Negative True, Data Bus Bit 2
"	3002	1
j -J	BUS 3	Negative True, Data Bus Bit 3
i		
-K	BUS4	Negative True: Data Bus Bit 4
	-	1
-L	BUS5	Negative True: Data Bus Bit 5
1 -M	BUS6	Negative True, Data Bus Bit 6
- n	0030	i negative irve) vata bus bit b
i -n	8US7	Negative True, Data Bus Bit 7
i		
- P	WRITE	Negative True, Write/Read Type Cycle
1		1
-R		} Not
-s		} Used
-T	PRIOR IN	Bus Controller Priority In
, , ,	NION IN	l our controller resource in
i -u	PRIOR OUT	Bus Controller Priority Out
i		
-v i		j) j
1 -W (Not Used
i -x		j ₃
-Y	REQ	Negative Taxa Request (Rus Date
1 -1	new.	Negative True, Request (Bus Data
		Currently varies
-2	ATN	Negative True, Datacom Interrupt Request
i	, - 	1
1		i i

Table 5.1 Connector Information

		91051	. Jel Connector Intormation
	ector in No.	Signal Name	Signal Description
j======	=======	=======================================	
P2 •	Pin 1		Not Used
1	Pin 2		Not Used
1	Pin 3	-12V	-12 Volt Power Supply
i	Pin 4		1
 	Pin 5		} } Not Used }
İ	Pin 6		j) j
1	Pin 7	 +12V 	+12¥ Power Supply
i	Pin 8		j)
1 1	hrough		} } Not Used }
1	Pin 12	Ì	j)
]] 1	Pin 13	 +5V 	+5V Power Supply
j	Pin 14	Ĭ	Not Used
	Pin 15	TEST	Special Test Point- Presets Baud Rate Counters
1		 ====================================	

Table 5.1 Connector Information (Cont*d)

Connector and Pin No.	Signal Name 	Signal Description *NOTE: Signals with an asterisk below are TTL levels and should not be connected to RS232C drivers.
P2, Pin A	GND	Terminal Logic Ground
-B	BA	Serial Data Out
-c	88	Serial Data In
-D	CA	Request to Send
- €	СВ	Clear to Send
-F	СС	Data Set Ready
-н	A B	Signal Ground
-J	CF	Receiver Carrier
-к	X8 CLK	External x8 Baud Rate Clock Out
j -L	* X16 OUT	External x16 Baud Rate Clock Out
-M	SA	Secondary Channel Transmit
-n	SB	Secondary Channel Receive
-P	CD	Data Terminal Ready
−R	СН	Rate Select
-s	* X16 IN	External x16 Baud Rate Clock In
=======================================	 	

Table 6.0 Module Bus Pin Assignments

Function	1	l Bus
Performed: Output Control Register Bits	Value	Signal
	======	- = = = = = = = =
	j x	ADDR 15
Poll Bit: Not Applicable	į x	ADDR 14
	j x	ADDR 13
Module Address: (ADDR $11,10,9,4$) = (0001))	ADDR 12
	1 0	ADDR 11
	1 0	ADDR 10
	j o	ADDR 9
Function Specifier: ADDR 5 = 0	i x	J ADDR 8
ADDR 6 = 1	į X	ADDR 7
	j 1	ADDR 6
	j o	ADDR 5
	1 1	ADDR 4
	j x	ADDR 3
	ix	ADDR 2
Data Bus Bit Interpretation:	ix	I ADDR 1
	ix	ADDR 0
B7 0=CH High		= ========
1=CH LOW	j 87	BUS 7
	i 86	BUS 6
	i 85	BUS 5
B6 0 = No Break	B4	BUS 4
1 = Break (SA is high, BA is low)	B3	BUS 3
and the second s	i B2	BUS 2
	i B1	BUS 1
B5 0 = Parity Enable	1 80	BUS 0
1 = Parity Disable		==========
-	j1=Logi	cal 1=Bus Lo
		cal 0=Bus Hi
B4 0 = Odd Parity	X=Don*	
1 = Even Parity	•	
•		
Transmit/Receive Baud	j Rate	
EXT 110* 150 300 1200 240	, ,	
===== ===== ===== ==== ==== ====		
B3 0 1 0 1 0 1		
B2 0 0 1 1 0 0	1 1 1 1	
B1 0 0 0 1 1	1 1 1 1	
*Selects two stop bit	.5•	
B0 0 = CA is on	•	
1 = CA is off		

Table 6.1 Hodule Bus Pin Assignments

Function	1 1	Bus
Performed: Input Received Data Character	Value	_
	=======	
	1 X	ADDR 15
Poll Bit: Not Applicable	j x :	ADDR 14
, , , , , , , , , , , , , , , , , , ,	i x	ADDR 13
Module Address: (ADDR 11,10,9,4) = (0001)	i x	ADDR 12
	i o	ADDR 11
	i o	ADDR 10
	io	ADDR 9
Function Specifier: ADDR 5 = 0	İX	ADDR 8
ADDR 6 = 0	X	ADDR 7
ADDIT U = U	1 0	ADDR 6
	1 0	ADDR 5
	i	ADDR 4
	i x	ADDR 3
	•	,
	į X	ADDR 2
Data Bus Bit Interpretation:	i X	ADDR 1
	X	ADDR 0
B7 Receive Data Bit 7	•	=========
(Equals 0 if parity is selected, otherwise	J 87	BUS 7
is equal to most signficant data bit)	B6	BUS 6
	85	BUS 5
B6 Receive Data Bit 6	† B4	BUS 4
	B3	BUS 3
	B2	BUS 2
B5 Receive Data Bit 5	B1	BUS 1
	1 B0	BUS 0
	=======	== == ========
B4 Receive Data Bit 4	i1=Logic	al 1=Bus Low
		al O=Bus Hig
	X=Don't	
B3 Receive Data Bit 3	•	:::::::::::::::::::::::::::::::::::::::
DO MUNICIPO DUNCO DIN D		
B2 Receive Data Bit 2		
DE RECEIVE DALA DIL E		
ne nasta naka nik e		
B1 Receive Data Bit 1		
B0 Receive Data Bit 0		

Table 6.2 Module Bus Pin Assignments

Function	1	Bus
Performed: Output data character for transmission	Value	Signal
	======	
•	l X	ADDR 15
Poll Bit: Not Applicable	i x	ADDR 14
,	X	ADDR 13
Module Address: (ADDR 11,10,9,4) = (0001)	1 X	ADDR 12
	1 0	ADDR 11
	1 0	ADDR 10
	0	ADDR 9
Function Specifier: ADDR 5 = 1	j X	ADDR 8
ADDR 6 = 1	i x	ADDR 7
	1 1	ADDR 6
	i 1	ADDR 5
	j 1	ADDR 4
	i x	ADDR 3
	i x	ADDR 2
Data Bus Bit Interpretation:	i x	ADDR 1
	i x	ADDR 0
<pre>} If Parity is Enabled</pre>	======	
37 Transmit Data Bit 7} Bit 7 is replaced by	j B7	BUS 7
} proper parity.	i 86	BUS 6
- V. V. V. V. V. V. V. V. V. V. V. V. V.	i 85	i BUS 5
36 Transmit Data Bit 6	i B4	BUS 4
	і вз	BUS 3
	i B2	BUS 2
B5 Transmit Data Bit 5	1 B1	BUS 1
	B0	BUS 0
	7	
B4 Transmit Data Bit 4	i 1=Logic	al 1=Bus Low
		al 0=Bus High
	X=Don't	
B3 Transmit Data Bit 3	•	=======================================
B2 Transmit Data Bit 2		
B1 Transmit Data Bit 1		

Table 6.3 Module Bus Pin Assignments

X X X 0 0 0 X 0 1 1 1 X X	====================================
X X X 0 0 0 X X 0 1 1 X X X ======= B7 B6 B5 B4 B3	ADDR 15 ADDR 14 ADDR 13 ADDR 12 ADDR 11 ADDR 10 ADDR 9 ADDR 8 ADDR 6 ADDR 6 ADDR 5 ADDR 5 ADDR 1 ADDR 1 ADDR 1 ADDR 2 ADDR 1 ADDR 2 ADDR 1 ADDR 2 ADDR 1 ADDR 0 ===================================
X X X 0 0 0 1 1 1 X X X X ======= B7 B6 B5 B4 B3	ADDR 14 ADDR 13 ADDR 12 ADDR 11 ADDR 10 ADDR 9 ADDR 8 ADDR 6 ADDR 6 ADDR 5 ADDR 4 ADDR 3 ADDR 2 ADDR 1 ADDR 0 ===================================
X X 0 0 0 1 0 1 1 X X X X 1 ======= B7 B6 B5 B5 B4 B3	ADDR 13 ADDR 12 ADDR 11 ADDR 10 ADDR 9 ADDR 8 ADDR 6 ADDR 5 ADDR 4 ADDR 3 ADDR 2 ADDR 1 ADDR 0 ===================================
X 0 0 0 X X 0 1 1 X X X X ======= B7 B6 B5 B4 B3	ADDR 12 ADDR 10 ADDR 10 ADDR 9 ADDR 8 ADDR 6 ADDR 6 ADDR 5 ADDR 4 ADDR 3 ADDR 2 ADDR 1 ADDR 0 ==================================
0 0 0 X X 0 1 1 X X X X B7 B6 B5 B4 B3	ADDR 11 ADDR 10 ADDR 9 ADDR 8 ADDR 6 ADDR 5 ADDR 4 ADDR 3 ADDR 2 ADDR 1 ADDR 0 ====================================
0 0 X X 0 1 1 X X X X ======= B7 B6 B5 B5	ADDR 10 ADDR 9 ADDR 8 ADDR 7 ADDR 6 ADDR 5 ADDR 3 ADDR 2 ADDR 1 ADDR 0 ====================================
0 X X 0 1 1 X X X X ======= B7 B6 B5 B4 B3	ADDR 10 ADDR 9 ADDR 8 ADDR 7 ADDR 6 ADDR 5 ADDR 3 ADDR 2 ADDR 1 ADDR 0 ====================================
X X 0 1 1 X X X X ======= B7 B6 B5 B5 B4 B3	ADDR 8 ADDR 7 ADDR 6 ADDR 5 ADDR 4 ADDR 3 ADDR 2 ADDR 1 ADDR 0 ====================================
X 0 1 1 X X X X ======= B7 B6 B5 B4 B3	ADDR 8 ADDR 7 ADDR 6 ADDR 5 ADDR 4 ADDR 3 ADDR 2 ADDR 1 ADDR 0 ====================================
X 0 1 1 X X X X ======= B7 B6 B5 B4 B3	ADDR 7 ADDR 6 ADDR 5 ADDR 3 ADDR 2 ADDR 1 ADDR 0 ==================================
0 1 1 X X X X ======= B7 B6 B5 B5 B4 B3	ADDR 6 ADDR 5 ADDR 4 ADDR 3 ADDR 2 ADDR 1 ADDR 0 ====================================
1 1 X X X X ======= B7 B6 B5 B4 B3	ADDR 5 ADDR 4 ADDR 3 ADDR 2 ADDR 1 ADDR 0 ==================================
1 X X X X ======= B7 B6 B5 B5 B4 B3	ADDR 4 ADDR 3 ADDR 2 ADDR 1 ADDR 0 ====================================
X X X X ======= B7 B6 B5 B5 B4 B3	ADDR 3 ADDR 2 ADDR 1 ADDR 0 EEEEEEEEE BUS 7 BUS 6 BUS 5 BUS 5 BUS 4 BUS 3
X X X ======= B7 B6 B5 B5 B4 B3	ADDR 2 ADDR 1 ADDR 0 ====================================
X X ======= B7 B6 B5 B4 B3	ADDR 1 ADDR 0 ADDR 0 BUS 7 BUS 6 BUS 5 BUS 5 BUS 4 BUS 3
X ====== B7 B6 B5 B5 B4 B3	ADDR 0
B7 B6 B5 B5 B4 B3	====================================
B7 B6 B5 B4 B3	BUS 7 BUS 6 BUS 5 BUS 4 BUS 3
86 85 84 83	1 BUS 6 1 BUS 5 1 BUS 4 1 BUS 3
B5 B4 B3	BUS 5 BUS 4 BUS 3
84 83	BUS 4 BUS 3
83	BUS 3
	•
l B2	A DUIC O
,	BUS 2
B1	BUS 1
B0	BUS 0
======	=======================================
1=Logic	al 1=Bus Lor
0=Logic	al 0=Bus Hig
X=Don*t	
•	=======================================
are set/	reset
1 PHTATS	A0=11
55 10/1 CO	whiere.
hy Inn	ttina =
ec taul	£ 10710
	0=Logic X=Don't

Table 6.4 Module Bus Pin

Performed: Input instruction to Set/Reset Data	Value	Signal	
Terminal Ready (CD) and Enable/Disable]======	•	
Timer	i x	ADDR 15	
	i x	ADDR 14	
Poll Bit: Not Applicable	j x	ADDR 13	
	i x	ADDR 12	
Module Address: (ADDR 11,10,9,4) = (0001)	A11	ADDR 11	
	A10	ADDR 10	
	A9	ADDR 9	
	j X	ADDR 8	
Function Specifier: ADDR 5 = 0	i x	ADDR 7	
ADDR 6 = 0	1 1	ADDR 6	
	j 1	ADDR 5	
	1 A4	ADDR 4	
	1 A3	ADDR 3	
A3 = 0, CD On	1 A2	ADDR 2	
A3 = 1, C) Off	1 X	ADDR 1	
	1 X	ADDR 0	
]=========	
	1 B7	BUS 7	
	B6	BUS 6	
AO = 1 Enable Timer	1 B5	BUS 5	
AO = O Disable Timer	1 B4	BUS 4	
	1 83	BUS 3	
Al = 1 Not Used	B2	BUS 2	
A1 = 0 Clear Timer Interrupt	1 81	BUS 1	
	1 B0	1 BUS 0	
		=========	
	1=Logical 1=Bus Low 0=Logical 0=Bus High =================		

3.0 FUNCTIONAL DESCRIPTION. Refer to the block diagram (figure 1), schematic diagram (figure 2), component location diagram (figure 3), and parts list (02640-60239) located in the appendix.

The Enhanced Asynchronous Datacom Module is the primary interface between the terminal and external data processing equipment. It provides characterter parallel data, status, and control information to the terminal microprocessor by way of firmware control. Individual characters are sent and received bit-serial and character-serial using an EIA RS232C electrical interface. The PCA can be connected to external data processing equipment directly or by modem depending on the on the interface cable assembly used. The module functional groups consist of the universal asynchronous receiver/transmitter (UART), bus decoder logic, control logic, baud rate generator, RS232C drivers, Hardware Timer Logic, Transmit Handshake and Fifo buffer.

- 3-1 UART-
- The UART is Western Digital's TR1602B and is the key element of the module. It accepts a parallel character from the terminal data bus, appends the necessary asynchronous character formatting and parity bits, and transmits the information serially at a rate determined by an input clock. The UART has a master reset input for power on initialization, control inputs and status outputs for firmware control of the interface, and clock inputs for determining the serial data bit rate. The UART receives serial data, deletes the start and stop framing bits, optionally checks incoming parity, and outputs a parallel character.
- The UART (U25), provides all control logic and data storage necessary to implement an asynchronous parallel-to-serial (transmit) and serial-to-parallel (receive) converter. It has control inputs to determine character size and formatting, including an optional parity bit (generated on output and checked on input). The UART has status outputs for determining when the UART can accept another parallel character for transmission or for indicating that a character has been received and is ready for input. The UART has transmit and receive clock inputs which are clocked at 16 times the desired baud rate.

- 3.1.2.1 There are five control inputs (Pins 35, 39, 36, 37, and 38) for the UART which define character format and parity. The character size is always eight bits with the optional even or odd parity being placed in the most significant bit of the character when selected. If 110 baud is the bit rate used, an extra stop bit is added to the asynchronous character formatting. When transmitted, each character will consist of a start bit, eight data bits (optional parity) least significant bit first, and one or two (110 baud) stop bits.
- 3.1.2.2 Characters to be transmitted are loaded into the UART by DATA STROBE. This output command from the bus decoder circuit strobes data into the UART using input THRL (Transmit Holding Register Load) at Pin 23. This causes the THRE (Transmit Holding Register Empty) at Pin 22 output to go low and remain false until the character in the buffer is transferred into the UART's serial output shifter. The character in the buffer is transferred to the shifter when the shifter is empty or has completed the previous character and the THRE output goes true again. Data bits and format bits (start, stop, and parity) are shifted out of the UART at TRO (Transmitter Register Output) at Pin 25 according to the inputs from the control logic. Each individual bit takes 16 transmit clocks to be shifted out.
- 3.1.2.3 The UART uses the RRC (Receiver Clock) signal at Pin 17 to sample the RI input (Receive Serial In) at Pin 20 for an asynchronous start bit. When it detects a valid start bit, the UART begins shifting data (16 clocks per bit) into the receive serial shifter. When the character is completed, the UART removes the asynchronous format bits (start and stop) transfers the character in parallel to UART outputs Pins 5 through 12 and sets DR (Data Received) at Pin 19 high. When one character is received, the UART updates two status bits, PE (Parity Error) at Pin 13 and OE (Overrun Error) at Pin 15. PE is set high only when odd or even parity is selected by the control logic and the input character had the incorrect parity. OE is set high when the UART has already received a character, DR (Pin 19) is high and a new character is loaded into it. When Data Input (U36, Pin 4) is decoded, the UART data outputs are gated onto the terminal bus and DRR (Data Received Reset) at Pin 18 is pulse, setting DR (Pin 19) low. The UART is then ready for another character.
- 3.2 BUS DECODER LOGIC.
- 3.2.1 The bus decoder logic provides the interface for the module and includes module address decoding and input and output enable signals.

 Module address and data bus control signals determine when the PCA will input (Processor Read) data or control and when it will output (Processor Write) data or status.

- The address of the Enhanced Asynchronous Datacom PCA is determined by two logic gates, (U57, Pin 8 and U36, Pin 10). These connect to the terminal address lines (ADDR11, ADDR10, ADDR9 and ADDR4). The module is further addressed by inputs from the terminal bus to a 1-of-8 decoder (U46), which samples WRITE, ADDR6, and ADDR5 with REQ and I/O enabling the decoder.
- The normal bus addressing sequence is for all of the module address information to be placed on the terminal data bus and allowed to become stable. Then REQ which is the final enabling signal (execute or strobe command) is set true (low). This creates one of the following output strobes from the 1-of-8 decoder (U42): DATA STROBE (U46, Pin 15),

 CONTROL LOAD (U46, Pin 14), STATUS INPUT (U36, Pin 6), DATA INPUT (U36, Pin 4), Timer Function (U36, Pin 12) and Firmware Control Read (U47, Pin 5).
- 3.2.2.2 Data output from the UART and interface status are available to the terminal data bus through buffers (U13, U14, U15, and U16). The three input commands (STATUS INPUT, DATA INPUT, and FIRMWARE READ) enable status or data to be gated onto the terminal data bus. During a data input, DR at U25, Pin 19 is set while the data is gated to the terminal bus.
- 3.2.2.3 The occurance of a FIRMWARE READ gates a (CO) hex on to the data bus. This differentiates this Datacom board from the General Purpose (02640-60143) Datacom board.
- 3.3 CONTROL LOGIC.
- 3.3.1 The control logic circuit is loaded from the terminal data bus by a microprocessor output command. There are seven bit positions which control interface signals, define UART controls, and select the data in/out bit rate (baud rate).

- 3.3.2 The control register is program loaded into hex register U43. The inputs to the control register are BUSO through BUS7. The control The control information is loaded into the register by CONTROL LOAD (U46, Pin 14). (Refer to table 5.0 for definition of conrol register bits.)
- 3.3.2.1 The three baud rate select bits (CB3, CB2, and CB1) go to the multiplexer and determine which part of the divider chain or if the X16 IN clock is to be used as the bit rate clock. The baud rate select code for 110 baud is detected by two gates (U48, Pin 13 and U38, Pin 11) indicating two stop bits to the UART control and enabling the preset function of the divider chain to obtain 110 baud.
- 3.3.2.2 The Break flip-flop controls DATA OUT by making it high without regard to data being transmitted from the UART. BREAK is used by the terminal for remote interrupt to data processing equipment. If the Break flip-flop is not set, data is treated normally by the RS232C driver.
- 3.4 BAUD RATE GENERATOR.
- 3.4.1 The baud rate generator defines bit timing during transmit and receive operations. It consists of a 12-bit counter chain and a multiplexer which selects one of eight possible baud rates. The counter chain divides the terminal data bus System Clock (SYS CLK) down into useable baud rate frequencies.
- 3.4.2 Three counters (U32, U22, and U12) and an eight-input multiplexer (U42) comprise the baud rate generator. Seven of the baud rates are generated from the terminal System Clock and the eighth is an external input. As outputs, the PCA generates external signals equal to the baud rate times sixteen and times eight (ITL level signals).
- 3.4.2.1 The three counters generate six baud rates directly by dividing System Clock by factors of two. The other baud rate (110 baud) is not directly derived by dividing by two. The select code for 110 baud is detected (U48, Pin 13 and U38, Pin 11) and a preset function is enabled when the counter chain overflows (U32, Pin 15). A constant is parallel-loaded into the last two counters (U32 and U22), which perform a divide by 175 instead of 256. This gives the transmit and receive clocks (X16) necessary for that baud rate (the frequency is exactly 1755 +/-1 Hz).

Baud Rate Summary

Вац	id Ra	te			
Sele	ect B	its			
Control Register					System Clock
3	2	1	Baud Rate	Frequency (Hz)	(Divide by)
=====	=====				
1	1	1	9600	153,600	32
1	1	0	4800	76,800	64
1	0	1	2400	38,400	128
1	0	0	1200	19,200	256
0	1	1	300	4,800	1024
0	1	0	150	2,400	2048
0	0	1	110	1.755	2800
0		0	External Clock In (max 10000)	(max 160 kHz)	-

3.4.2.2 The three baud rate select bits from the control logic go to a multiplexer (U42) in the baud rate generator. Seven of the baud rates are

generated by the counter chain, the eighth is the X16 IN clock (P2-S) which can be no greater than 160 kHz (10,000 baud) and TTL specification levels. One output of the multiplexer goes to the UART clocks and the other to a buffer which provides a TTL level X16 baud rate clock (X16 OUT) at P2, Pin L. Flip-flop (U23, Pin 6) divides the baud rate clock to provide an external TTL level X8 Clock (X8 CLK) at P2, Pin K.

3.4.2.3 In addition to the above baud raes, 200 and 600 Baud may be selected. By disabling the external baud rate generater

(close switch $\overline{\text{EBE}}$), setting baud rate to EXT, and enabling either 200 or 600 Baud (by opening appropriate switch), the user can select either 200 or 600 Baud.

- 3.5 RS232C DRIVERS.
- 3.5.1 The interface between the Enhanced Asynchronous Datacom Module and external devices conforms to the EIA RS232C standard, which specifies electrical and logical operation, interface limitation, and defines the signal functions. The RS232C interface allows the PCA and thus the terminal to be connected locally to data processing equipment or to modems for remote operation using the telephone network. The RS232C drivers provide serial data out and three control outputs.

3.5.2 The interface signals are available at the PCA rear connector (P2) for connection to a cable assembly. The RS232C voltage outputs are signals converted from TTL levels (+5 volts and ground) by integrated circuit drivers (U39 and U49).

The REQUEST TO SEND output comes directly from the control logic at U22. Pin 7 and is used in modem applications to begin a transmit operation. The DATA TERMINAL READY output is always high (except in auto dial timer mode) the terminal power is on. Secondary Channel Transmit (SA) is used on Bell 202 or equivalent data sets and is high unless the

Break flip-flop (U43, Pin 7) is low or REQUEST TO SEND is low. Capacitors C6 are used for slew rate control.

- RS232C RECEIVERS. The RS232C receivers also meet the EIA standard and provide DATA IN and three control inputs. The RS232C inputs are converted to IIL levels by integrated circuit receivers (U19,U29). Capactions C7, C8, C9, and C10 on the input receivers are used for noise suppression. DATA IN (BB), is converted to IIL levels by the receiver and goes directly to the UART. Four inputs (CF, CB, CC, SB) are provided for modem status monitoring by the terminal processor.
- 3.7 TIMER ROUTINES Several Critical timing functions must be performed to implement the auto dial feature. By programming (in firmware) the Baud Rate Generator to 110 Baud, and using the X8 clock, we have a timer of 1.12 ms duration. By counting these timer interrupts, critical times of longer duration be achieved with a high accuracy. Specific timer firmware controls are shown in Table 6.4.
- 3.8 TRANSMIT HANDSHAKE
- 3.8.1 The transmit handshake circuit provides the capability of handshaking transmitted data with an RS232C control line. When the transmit

handshake circuit is enabled (THE Switch open), the terminal responds to the CB control line temporarily stopping data transmission. Transmisssion is halted by turning off the Transmit Ready Status bit.

- 3.8.2 This circuit is a 2-state, syschronous machine that is clocked at 16 times the transmit baud rate. CB must be stable at the middle of the last sixteenth of the last stop bit of a character with at least 150 nanoseconds of setup time. The Off state of CB signals a "busy" condition. If a "busy" signal appears at CB, then the transmission will be held off temporarily.
- 3.9 FIFO BUFFER
- 3.9.1 In order to give the main processor enough time to receive and process incoming characters from the datacom interface card, an extra layer of buffering (U14 and U15) is added to the existing one character buffer available within the UART. Serial data flow therefore is from the RS232C signal interface to the UART, the resulting parallel data is routed to the buffer and then finally is gated onto the backplane when the proper signal (from the processor) is received.






Figure 1
Enhanced Asynchronous Datacom Block Diagram
OCT-15-79
13255-91239





Replaceable Parts

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	026 40 -60239	7	1	ENHANCED ASYNCH DATACOMM-PCA DATA CODE:B-2014-42	28480	02640-60239
01 02 03 04 05	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	ファファフ	11	CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXL .01UF +-20% 50VDC CER CAPACITOR-FXL .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
C6 C7 C8 C9 C10	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	ファファファファ		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
C11 C12 C13 C14 C15	0160-4554 0160-4574 0160-4574 0160-4574 0160-4574	7 1 1 1	10	CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 1000PF +-10% 100VDC CER CAPACITOR-FXD 1000PF +-10% 100VDC CER CAPACITOR-FXD 1000PF +-10% 100VDC CER CAPACITOR-FXD 1000PF +-10% 100VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4574 10160-4574 0160-4574 0160-4574
C16 C17 C18 C19 C20	0160-4574 0160-4801 0160-4574 0160-4574 0160-4574	1 7 1 1	1	CAPACITOR-FXD 1000PF +-10% 100VDC CER CAPACITOR-FXD 100PF +-5% 100VDC CER CAPACITOR-FXD 1000PF +-10% 100VDC CER CAPACITOR-FXD 1000PF +-10% 100VDC CER CAPACITOR-FXD 1000PF +-10% 100VDC CER	28480 28480 28480 28480 28480	0160-4574 0160-4801 0160-4574 0160-4574 0150-4574
C21 C22 C23 C24 C25	0160-4574 0160-4574 0180-2879 0180-2879 0180-2879	1 1 7 7 7	3	CAPACITOR-FXD 1000PF +-10% 100VDC CER CAPACITOR-FXD 1000PF +-10% 100VDC CER CAPACITOR-FXD 22UF+50-10% 25VDC AL CAPACITOR-FXD 22UF+50-10% 25VDC AL CAPACITOR-FXD 22UF+50-10% 25VDC AL	28480 28480 28480 28480 28480	0160-4574 0160-4574 0180-2879 0180-2879 0180-2879
F1 F2 F3	2110-0423 2110-0423 2110-0423	8 8 8	3	FUSE-1.5A AXIAL LEAD FUSE-1.5A AXIAL LEAD FUSE-1.5A AXIAL LEAD	28480 28480 28480	2110-0423 2110-0423 2110-0423
J1	1251-1126	7	1	CONNECTOR-SGL CONT SKT .08-IN-BSC-SZ RND	28480	1251-1126
R1 R2 R3 R4 R5	0683-4725 0683-4725 0683-4725 0683-4725 0683-1025	งผนพอ	4	RESISTOR 4.7K 5% .25W FC TC=-400/+700 RESISTOR 4.7K 5% .25W FC TC=-400/+700 RESISTOR 4.7K 5% .25W FC TC=-400/+700 RESISTOR 4.7K 5% .25W FC TC=-400/+700 RESISTOR 1K 5% .25W FC TC=-400/+600	01121 01121 01121 01121 01121	CB4725 CB4725 CB4725 CB4725 CB4725 CB1025
SW1	3101-2063	8	1	SWITCH-TOGGLE 4-1A NS	28480	3101-2063
U12 U13 U14 U15. U16	1820-0778 1820-1209 1820-1196 1820-1196 1820-1209	0 4 8 8 4	3 5 3	IC CNTR TTL L BIN SYNCHRO POS-EDGE-TRIG IC BFR TTL LS NAND QUAD 2-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC BFR TTL LS NAND QUAD 2-INP	07263 01295 01295 01295 01295	93L16PC SN74LS3BN SN74LS174N SN74LS174N SN74LS3BN
U17 U18 U19 U22 U23	1820-1209 1820-1209 1820-0990 1820-0778 1820-1112	4 8 0 8	2	IC BFR TTL LS NAND QUAD 2-INP IC BFR TTL LS NAND QUAD 2-INP IC RCVR DTL NAND LINE QUAD IC CNTR TTL L BIN SYNCHRO POS-EDGE-TRIG IC FF TTL LS D-TYPE POS-EDGE-TRIG	01295 01295 04713 07263 01295	SN74LS3BN SN74LS3BN MC14B9AL 931.16PC SN74LS74AN
U25 U26 U27 U28 U29	1820-1219 1820-1209 1820-1112 1820-1197 1820-0990	6 4 8 9 8	1	IC UART PMOS IC BFR TTL LS NAND QUAD 2-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG IC GATE TTL LS NAND QUAD 2-INP IC RCVR DTL NAND LINE QUAD	52840 01295 01295 01295 04713	TR1602A SN74LS38N SN74LS74AN SN74LS00N MC1489AL
บ31 บ32 บ33 บ36 บ37	1820-1197 1820-0778 1820-1212 1820-1416 1820-1112	90958	1 1	IC GATE TTL LS NAND QUAD 2-INP IC CNTR TTL L BIN SYNCHRO POS-EDGE-TRIG IC FF TTL LS J-K NEG-EDGE-TRIG IC SCHMITT-TRIG TTL LS INV HEX 1-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG	01295 07263 01295 01295 01295	SN74LS00N 93L16PC SN74LS112AN SN74LS14N SN74LS74AN
U38 U39 U41 U42 U43	1820-1201 1820-0509 1820-1202 1820-1217 1820-1196	6 5 7 4 8	1 2 2 1	IC GATE TTL LS AND QUAD 2-INP IC DRVR DTL LINE DRVR QUAD IC GATE TTL LS NAND TPL 3-INP IC MIXR/DATA-SEL TTL LS 8-TO-1-LINE IC FF TTL LS D-TYPE POS-EDGE-TRIG COM	01295 04713 01295 01295 01295	SN74LS0BN MCI 48BL SN74LS10N SN74LS151N SN74LS174N
U44 U45 U46 U47 U48	1820-1199 1820-1199 1820-1216 1820-1197 1820-1074	1 3 9 1	2 1 1	IC INV TTL LS HEX 1-INP IC INV TTL LS HEX 1-INP IC DCDR TTL LS 3-TU-8-LINE 3-INP IC GATE TTL LS NAND QUAD 2-INP IC DRVR TTL NOR QUAD 2-INP	01295 01295 01295 01295 01295	SN74LS04N SN74LS04N SN74LS13BN SN74LS00N SN741S00N
U49 U57 U58	1820-0509 1820-1202 1820-1112	5 7 8		IC DRVR DTL LINE DRVR QUAD IC GATE TTL LS NAND TPL 3-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG	04713 01295 01295	MC148BL SN74LS10N SN74LS74AN

Replaceable Parts

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
XU25	1200-0552 0360-0124	4	1	SOCKET-IC 40-CONT DIP-SLDR CONNECTOR-SGL CONT PIN .04-IN-BSC-S7 RND	28480 28480	1200-0552
	0360-0124	٥	1	CUNNECTUR-SGL CUNT PIN ,U4-IN-85C-57 KND	28480	0360-0124
				,		

2640	MANUFACTURERS CODE LIST	AS OF 07/07/81	PAGE 1
MFR NO.	MANUFACTURER NAME	ADDRESS	ZIP CODE
01121	ALLEN-BRADLEY CO	MILWAUKEE WI	53204
01295	TEXAS INSTR INC SEMICOND CMPNT DIV	DALLAS TX	75222
04713	MOTOROLA SEMICONDUCTOR PRODUCTS	PHOENIX AZ	85062
04713 07263			
28480	HEWLETT-PACKARD CO CORPORATE HQ ADVANCED MICRO DEVICES INC	PALO ALTO CA	94304
34 33 5		SUNNYVALE CA	94086
34649	INTEL CORP WESTERN DIGITAL CORP	MOUNTAIN VIEW CA	95051
52840		NEWPORT BEACH CA	92626
56289	SPRAGUE ELECTRIC CO	NORTH ADAMS MA	01247
91637	Dale Electronics inc	COLUMBUS NE	68601

.